Research on Embedded CNC Device Based on ARM and FPGA  by Fei, Jiyou et al.
 Procedia Engineering  16 ( 2011 )  818 – 824 
Available online at www.sciencedirect.com
1877-7058 © 2011 Published by Elsevier Ltd.
doi: 10.1016/j.proeng.2011.08.1160 
International Workshop on Automobile, Power and Energy Engineering
Research on Embedded CNC Device Based on ARM and
FPGA
Jiyou Feia,*, Ran Denga, Zhao Zhanga, Mo Zhoua
aSchool of Mechanical Engineering, Dalian Jiaotong University, Dalian 116028 China
Abstract
This paper proposes a design of embedded numerical control device based on ARM and FPGA through research
on CNC architecture and embedded device development program of CNC. This paper researches the transplant
process of Linux embedded operating system, introduces the cut and transplantation in S3C2440 hardware platform,
analyzes the method that ARM configurate the FPGA, completes the configuration bus and communication interface
design between the TQ2440 and Mars-XC3S400-F-Core development board, uses EDA software ISE7.1i from Xilinx
to complete the feed motor controller design based on XC3S400 and simulation successes. This CNC device
combined ARM’s high running speed and precision with the internal logic reconfigurable of FPGA, reducing
hardware costs of CNC device, improving the resource utilization and enhancing the flexibility of the CNC device.
© 2010 Published by Elsevier Ltd. Selection and/or peer-review under responsibility of Society for
Automobile, Power and Energy Engineering
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1. Introduction
 The advent of the first digit control machine, Numerical control (NC) system has experienced from
hardware numerical control to computer numerical control (CNC) during the development process.
Hardware numerical control refers to the input, calculation, interpolation and control function of the part
program completed by logic circuit. CNC to deal with the logic control codes or other symbols with the
procedure laid down instructions, decoding them, so that the machine process the parts automatically. The
CNC has some disadvantage waste of resources and poor real-time operating system, although it has
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some advantages of reduced the logic circuits and improved the versatility and reliability of CNC
devices[1]. The embedded CNC’s characteristics are open, modular, re-design and so on. Research on
these hot points could adapt to the development of technology, and user develops their own capabilities.
2. The composition and each parts’ function of the CNC device
In this design, we use S3C2440 microcontroller from Samsung Corporation and XC3S400 from Xilinx
Corporation as core chips. The S3C2440 is developed with ARM920T core, 0.13um CMOS standard cells
and a memory complier [2]. It has the characteristic of low-power, simple, elegant and particularly
suitable for low-power applications. XC3S400 belongs to Spartan-3 family, the Spartan-3 family has the
amount of logic resources, the capacity of internal RAM, the total number of I/Os, and clock management
functions compares to Spartan IIE. The XC3S400 has 400k system gates, 8,064 logic cells, 56k
Distributed RAM, 288k Block RAM, 1616 Dedicated Multipliers, 4 DCMs, 264 User I/O, 116
Differential I/O pairs. The site of the CNC device in CNC machine is as shown in Fig1.
Fig. 1 The site of the CNC device based on ARM and FPGA in NC machine
In the embedded CNC system, ARM is core component. ARM has several ways to read data and
control code such as: from its own data memory, from the host PC or from network. Then it decodes,
calculates and logically processes these data. Last, FPGA controls the motor controller through the
processing results from ARM. Motor controller design with FPGA generates pulse sequence. The
generated pulse sequences through motor driver to machine motor in order to achieve “orbit control” of
axis speed and position, and joint with programmable logical controller (PLC)’s sequence control to
complete parts processing tasks. Host PC processes program code for the preparation of complex parts,
simulation, and downloads process data from the shop floor scheduling and shop floor management
download. Host PC and ARM’s communication could use either network or serial bus. When ARM uses
LAN or Internet to connect with the NC device, it can be networked control.
3. The design of interface
  ARM and FPGA are connected through configuration bus and communication interface [3].
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Fig2 The communication bus between ARM and FPGA  Fig3 The configuration bus between ARM and FPGA
The role of communication bus is to transmit data and command among ARM and FPGA. The
communication interface is divided into two patterns as serial and parallel. The serial pattern can be
achieved through system’s interface itself. Parallel interface according to address bus, data bus and
control bus to design. The ARM system interface offers 2 addresses (ADDR1 and ADDR2), 16 data
(DATA0-DATA15). The communication bus is as shown in Figure 2. The role of configuration bus is for
ARM to configuration FPGA. Xilinx FPGA based on SRAM doesn’t have the character of non-volatile,
the FPGA could lose the internal data when lose the power. So it usually uses EEPROM to store the
configuration data. In order to make the configuration mode more flexibility, we could use ARM
configuration the FPGA through JTAG mode. By using a simple JTAG interface, it no needs to use
expensive hardware to configuration the Xilinx FPGA[4]. The TAP controller is component by TCK,
TMS, TDI and TDO. The configuration bus is as shown in Figure 3. Through JTAG mode, set
M2:M1:M0=0:0:1. Then connect ARM’s GPIO GPG0, GPG3, GPG5 and GPG6 to FPGA’s TDO, TMS,
TDI and TCK. How to call XSVF File, explain grammar criterion and generate the TAP sequence is the
core question [5].
4. The design of motor controller
The control object of this paper is four phase motor. This motor controller uses Verilog HDL to design
procedure and ISE 7.1i to stimulate. Motor controller is composed by interface module [6], frequency
divider module, timing generator module etc.
4.1.  Control command register
The structure of command register is as shown in Fig 2 [7].
  Fig2 The structure of command register
INITIAL: Whether to write data to frequency register.
  MODE[1:0]: The mode selection of motor controller. MODE[1:0]=“01” means one phase exciting,
output is A-B-C-D. MODE[1:0]=“00” means two phase exciting, the output is AB-BC-CD-DA.
MODE[1:0]=“11” means output is A-AB-B-BC-C-CD-D-DA.
  DIR: DIR=0 forward, DIR=1, reverse.
X X X INITIAL NEWR MODE0MODE1 DIR
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4.2.  The design and stimulation of the frequency register
The frequency module is shown as follows:
module fenpin (CLK, CLR, N, clk_out);
input        CLK, CLR;
output       clk_out;
reg [7:0] count;
reg clk_out;
input [7:0]    N;
always @ (posedge CLK)
 begin
      if(! CLR)
        begin
          count <= 1'b0;
          clk_out <= 1'b0;
        end
      ……
endmodule
  The frequency module stimulation results shown in Figure 4:
Fig. 4 The frequency module stimulation results
4.3.  The design and stimulation of direction setting module
The direction setting module is shown as follows:
module counter(CLK, CLR, DIR, Q);
input CLK, CLR;
input  DIR;
output [2:0] Q;
reg [2:0] Q;
always @(posedge CLK or negedge CLR)
   begin
    if (!CLR)
       Q=0;
       else if (DIR==0)
    Q=Q+1;
       else
    Q=Q-1;
   end
endmodule
The direction setting module stimulation results shown in Figure 5
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Fig. 5 The direction setting module stimulation results
4.4.  The design and stimulation of phase encoding module
The function of this module is encoding the value of counting module and sending to DCBA register in
order to control stepper motor. Function of phase encoding module achieves through the decoder.
  The phase encoding module ports are defined as follows:
module decoder(CLK, IN, MODE, DCBA);
input [2:0] IN;
input CLK;
output [3:0] DCBA;
reg [3:0] DCBA;
input [1:0] MODE;
always @(posedge CLK)
 begin
 if(MODE==2'b10)
   begin
case (IN)
3'b000: DCBA=3;
 3'b001: DCBA=6;
 3'b010: DCBA=12;
3'b011: DCBA=9;
……
endmodule
The phase encoding module stimulation results shown in Figure 6:
Fig. 6 The phase encoding module stimulation results
4.5.  The design and stimulation of motor controller
After design these modules above, connects these modules we could get the motor controller. The
stimulation of motor controller is shown in Figure 7.
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Fig. 7 The motor controller stimulation results
4.6. XST synthesize
XST is the abbreviation of Xilinx Synthesis Technology; it is included in ISE synthesis tool. Compare to
the popular synthesis tool such as Synplify, XST’s functions and features doesn’t highlight. However, as
FPGA development for own company’s comprehensive software, XST understand the Xilinx’s FPGA
internal structure most, therefore, it is more convenient than other software. ISE has almost all currently
popular interfaces with synthesis tool except XST. Transfer level module symbol after XST synthesis is
as shown in Fig 8. The internal logic structure of the module is as shown in Fig 9.
Fig.8 Transfer level module symbol after XST synthesis         Fig. 9 Internal logic structure of the module
4.7. Pin assignments
After motor controller’s stimulation successes, using pin and regional constraints editor (PACE) in ISE
software to assign pins for signals that used. Among them, using 4 LEDs that on the FPGA development
board to indicate the motor controller output of DCBA states; using matrix keyboard on the FPGA
development board to control the motor controller reset, forward, reverse and mode. The interface of
PACE is as shown in Fig 10.
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Fig.10 The interface of PACE
5. Conclusion
In this paper, it proposes a CNC device design that based on ARM and FPGA. First, according to
research on different types of CNC device architecture, it proposes an embedded overall design. Second,
according to the general design requirement, it completes the hardware selection of ARM system and
FPGA system, configuration bus and communication interface between ARM and FPGA. Finally, it
stimulates the motor controller on hardware.
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